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Abstract² Irreversible electroporation for disinfection 
applications involve exposing the specimen cell-
membrane to a pulsed electric field in order to kill harmful 
microorganisms.  High voltage (HV) pulses, of relatively 
short durations in range of few micro-seconds, are 
generated across the sample chamber. The HV pulse 
specifications such as: voltage magnitude, waveform, 
repetition rate, and duration differ according to the 
conditions of the sample being processed. This paper 
proposes a new step-up power electronic converter 
topology for generating the required HV pulses from a 
relatively low input voltage. The converter consists of two 
main stages; the first stage is responsible for boosting the 
input voltage to the desired level using input-
parallel/output-series connected dc/dc modules while the 
second stage forms the required HV pulses with the 
proper magnitude, duration and repetition rate using 
modular multilevel converter sub-modules. The proposed 
topology is able to produce the HV pulses with controlled 
voltage and current stresses across the employed 
semiconductor switches and diodes, hence, it can be 
implemented with the market-available semiconductor 
technology.  Mathematical analysis of the proposed 
topology is developed and MATLAB/Simulink simulation 
results explore operational conditions.  Experimental 
results from a scaled-down prototype validate the 
functionality of the proposed system. 
 
Index Terms²DC/DC converters, Irreversible 
electroporation, Modular multilevel converters, pulsed 
electric field, pulse waveforms generator, voltage boosting 
I. INTRODUCTION 
In the irreversible electroporation (IRE) process, a harmful 
microorganism cell-membrane is subjected to high electric 
field strength via a train of sufficiently high-voltage (HV) 
pulses [1]. IRE is useful in tumor treatment, food sterilization 
and air infection control [2]. 
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It is a good candidate for chlorination in water disinfection 
applications [3]. For a successful IRE process, the strength of 
the applied electric field, typically ranges between 2.5 kV/cm 
to 12 kV/cm, according to the type of the harmful 
microorganism and the application [4]. Applying HV pulses in 
kV range and microsecond range should deactivate the 
harmful microorganisms in the water under treatment [5]. 
Therefore,  
HV pulse generators (PGs) are the pillar of IRE application, 
and should meet several challenging aspects such as 
modularity, scalability and flexibility [6]. Power electronics 
based PGs superseded classical PGs such as Blumlein lines, 
pulse forming networks and Marx generator aiming to meet 
these aspects [7].  
The existing modularity with modular multilevel converter 
(MMC) sub-modules (SMs) has been harnessed to generate 
HV pulses for IRE [8]-[14]. Not only conventional rectangular 
pulse-waveforms can be generated by MMC based PGs, but a 
wide range of pulse-waveforms is also possible [5] and [10]. 
The majority of these topologies require an HVDC input 
supply and the obtained pulse peak-voltage is that of the input 
HVDC level. They require balancing of the individual SM 
capacitor voltages, ramping the HVDC input at start-up/shut-
down, and protection against HVDC side faults. An exception 
for obtaining stepped-up voltage pulse from low voltage (LV) 
DC input are [13] and [14], where several series connected 
MMC SM capacitors are charged sequentially, then connected 
in series across the load to discharge. However, the voltage 
step-up and the pulse repetition frequency are dependent on 
the number of SMs and the charging process is achieved via 
resistors in [13] and via resistive-inductive branch in [14]. 
Solid-state Marx generators are introduced in the literature 
to provide flexibility compared with the classical Marx 
generator [15]. However, the ratings of the utilized switches 
are not identical in order to cope with their respective voltage 
stresses [13]. In [16], several stages of capacitor-diode voltage 
multipliers are incorporated to generate HV pulses from a 
LVDC input, but a HV switch is required to chop the pulse 
across the load, hence, series connection of switches is not 
avoided. In [17], an isolated forward converter with a step-up 
transformer is proposed, however, extending the topology to 
more than 5 kV requires series-connected semiconductors. 
Also, the core reset of the transformers is problematic and 
increasing the number of transformers increases the leakage 
inductance which limits the generated pulse-duration. In [18] 
$6WHS-8S0RGXODU+LJK-9ROWDJH3XOVH*HQHUDWRU
%DVHGRQ,VRODWHG,QSXW-3DUDOOHO2XWSXW-6HULHV
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two boost converters charge two capacitors from a relatively 
LVDC input. The load is connected differentially between the 
two capacitors, hence, HV bipolar pulses are obtained from a 
LVDC input. But the passive parameters of the converters 
affect the flexibility of the generator and two HV switches are 
required, hence, series-connected switches is inevitable. 
In this paper, a unipolar step-up PG (SUPG) fed from a 
LVDC supply is proposed based on isolated input-
parallel/output-series (IPOS) voltage-boosting modules 
(VBMs) and MMC-SMs. The VBMs are isolated via nano-
crystalline core based transformers which have low leakage 
and magnetizing inductance and are suitable for high-
frequency operation [19]-[20]. The high voltage step-up is 
obtained from three mechanisms: the number of utilized 
VBMs, the voltage conversion ratio of the individual VBM, 
and the turns ratios of the step-up isolation transformers. The 
generated HVDC from connecting the output of the individual 
VBMs in series is chopped by employing two arms of series 
connected MMC-SMs across the load, hence, the SM-
capacitors actively clamp the voltage across the semi-
conductor switches [21]. High repetition pulse rates are 
possible, independent of the employed number of VBMs or 
MMC-SMs. Mathematical modeling of the proposed PG is 
introduced while the methodology of selecting parameters is 
detailed. SUPG performance is assessed via Matlab/Simulink 
simulations and scaled-down experimentation. 
II. BASIC VOLTAGE BOOSTING MODULE OF THE SUPG 
The basic VBM of the proposed SUPG is shown in Fig. 1. 
Unlike conventional DC-DC converters [22], the secondary 
side switches Sx1 and Sx2 are not necessarily working in a 
complementary manner. The switching pattern for the VBM 
devices and the developed circuit configurations are illustrated 
in Fig. 2. The VBM operation can be explained as follows, 
i) ݐଵሺ ? ൏ ݐ ൏஽ିఋଶ ݐ௦ሻ 
During period t1, (Fig. 2b) the input current Iin increases and 
Lin charges, the load is connected to an open circuit, and the 
voltage of capacitors Cc1 and Cc2 are constant. The differential 
equations that describe the circuit in this period can be 
expressed as 
1in
in
in
dI V
dt L
  (1a) 
1 0cdV
dt
  (1b) 
2 0cdV
dt
  (1c) 
0oI   (1d) 
 
ii) ݐଶሺ஽ିఋଶ ݐ௦ ൏ ݐ ൏ ஽ାఋଶ ݐ௦ሻ 
 
During t2, (Fig. 2c) the input current Iin continues to 
increase while the load is connected to capacitor Cc2 in series 
with Sx1. This leads to a sudden voltage pulse across the load. 
Capacitors Cc1 and Cc2 discharge and their voltages decrease. 
The differential equations that describe the circuit in this 
period are: 
 
Fig. 1. The basic VBM 
 
 
(a) (b) (S ON - Sx1 and Sx2 OFF) 
 
 
(c) (S ON - Sx1 ON and Sx2 OFF) (d) (S OFF - Sx1 and Sx2 ON) 
Fig. 2. Normal VBM operation: (a) operational states, (b) circuit 
configurations during t1and t3, (c) t2 and (d) t4 
 
1in
in
in
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1
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iii) ݐଷሺ஽ାఋଶ ݐ௦ ൏ ݐ ൏ ܦݐ௦ሻ 
 
The same operation is repeated as in period t1. 
 
iv) ݐସሺܦݐ௦ ൏ ݐ ൏ ݐ௦ሻ 
Iin decreases and Lin discharges into the capacitors while the 
voltages Vc1 and Vc2 increase. No voltage is impressed across 
the load R, see Fig. 2d. The differential equations that describe 
the circuit in this period are 
in
in c1 c 2
in in in
dI 1 1 1V V V
dt L L nL
  
 
(3a) 
1
1
1c
in
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0oI   (3d) 
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Fig. 3. Waveforms of basic VBM: (a) current through the input 
inductor, (b) current through Cc1 and Cc2, (c) voltage across Cc1 and 
Cc2, (d) isolation transformer primary and secondary voltages and 
(e) the output generated pulse. 
 
The voltage and current waveforms of the basic VBM 
during one complete cycle of pulse generation are depicted in 
Fig. 3. Fig. 3a shows the current through the input inductor. 
The current through Cc1 and Cc2 are shown in Fig. 3b, while 
the voltage waveforms across Cc1 and Cc2 are shown in Fig. 3c 
along with the resultant VBM terminal voltage ெܸ. The LVRODWLRQ WUDQVIRUPHU¶V SULPDU\ DQG VHFRQGDUy voltages are 
shown in Fig. 3d. Finally, the generated voltage pulse is 
shown in Fig. 3e. 
Assuming the pulse duty ratio į is small with respect to the 
main duty ratio D and solving equations (1) to (3), the values 
of the circuit currents and voltages are 
2
p
in
in
V
I
RV
 G  (4a) 
in s
in
in
DV tI
L
'  
 
(4b) 
2
1 2
p in s
c h
in in
V DV tI
RV L
 G  (4c) 
2
1 2
p in s
c l
in in
V DV tI
RV L
 G  (4d) 
P in
nV V
1 D
 
 
(4e) 
c1 inV V 
 
(4f) 
1
1
1 in s
c
c
( D ) I tV
C
'   (4g) 
1
1
1
2
in s
c h in
c
( D ) I tV V
C
   (4h) 
2 1c in
nDV V
D
 
 (4i) 
2
2
1 in s
c
c
( D ) I tV
nC
'   (4j) 
2
2
1
1 2
in s
c h in
c
( D ) I tnD
V V
D nC
 
 (4k) 
2
2
1
1 2
in s
c l in
c
( D ) I tnDV V
D nC
 
 (4l) 
2 1Mh c h c hV V nV   (4m) 
2 1Ml c l c lV V nV   (4n) 
III. STRUCTURE AND OPERATION OF THE PROPOSED SUPG 
TOPOLOGY 
Fig. 4 shows the proposed SUPG is comprised of the PISO 
of N of the voltage boosting modules shown in Fig. 1. 
Galvanic isolation of the boosting part in the individual VBM 
enables series connection of N modules, while for HV voltage 
sharing the initial switches Sx1 and Sx2 are replaced by two 
arms (Arm1 and Arm2) of series connected MMC-SMs.  
 
 
Fig. 4. The proposed SUPG. 
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Arm1 is formed of m1 conventional half-bridge SMs, while 
each of the m2 SMs of Arm2 are formed with two diodes, a 
switch, and a capacitor.  
The basic operation of the proposed SUPG can be described 
as follows: with the operation sequence shown in Fig. 2a, 
switches S1, S2«SN are turned ON during t1, t2, and t3 and OFF 
otherwise, allowing the input inductors to energise. During t2, 
the lower switches of the SMs in Arm1 (SA1jy where,݆ אሼ ?ǡ  ?ǡ ǥ ଵ݉ሽ) are turned ON, that is bypassed while the lower 
diodes in Arm2 (DA2ky where݇ א ሼ ?ǡ  ?ǡ ǥ ଶ݉ሽ) are reverse 
biased, thus, a voltage difference VAB is impressed across the 
load. During t4, the lower diodes of the SMs in Arm1 (DA1jy 
where݆ א ሼ ?ǡ  ?ǡ ǥ ଵ݉ሽ) and Arm2 conduct a charging current 
of Iin/n/N through the N charging capacitors Cc2.  
Diodes (D1, D2«'N) are installed to prevent unintended 
series connection of secondary sides of the isolation 
transformers due to any delay in primary side switches gate 
signals.  
Thus based on the VBM in section II and assuming that the 
component values of the N VBMs are identical, the average 
voltages of the voltage boosting stage can be calculated as 
 
1Ci inV V  (5a) 
2 1Ci in
nDV V
D
 
 (5b) 
where݅ א ሼ ?ǡ  ?ǡ ǥ ܰሽ. The input inductor current of the 
individual VBMs are: 
2
p
ini
in
V
I
NRV
G 
 
(6) 
The primary and secondary transformer voltages are: 
1
0
1
in s
Ti in
s s
V t Dt
V DV Dt t t( D )
­  ° ®  ° ¯
 (7a) 
2
0
1
in s
Ti in
s s
nV t Dt
V nDV Dt t t( D )
­  ° ®  ° ¯
 (7b) 
During t2WKHPLGSRLQWµP¶is connected to the upper point 
µA¶WKURXJKWKHVHPLFRQGXFWRUVZLWFKHVSA1jy. Consequently, a 
voltage pulse with duty ratio į and magnitude Vp is impressed 
across the output load R.  The voltage peak is: 
i N
p Ci 2 Ti 2
i 1
in in
in
V (V V )
nDN V nV
1 D
nN V
1 D
 
 
 
§ · ¨ ¸© ¹
 
¦
 
(8) 
As concluded from (8), the output voltage is amplified by 
three mechanisms: (i) the N utilized VBMs basic cell 
converters, (ii) transformer turns ratio n, and (iii) the 
individual VBMs duty ratio D. The average capacitor voltages 
of the Arm1 and Arm2 SM-capacitors are: 
1 1
1
, {1,2,.. }pcA j
V
V j m
m
   (9a) 
2 2
2
, {1,2,.. }pcA k
V
V k m
m
   (9b) 
In the next section, a design process is presented for SUPG 
system parameter selection. 
IV. PROPOSED SUPG PARAMETERS SELECTION 
The main merits of the proposed SUPG are that of obtaining 
high voltage output pulses with the readily available 
semiconductor technology and a relatively low input voltage; 
thus modularity, scalability and flexibility features arise. 
Starting from the load side, the voltage and current stresses of 
the Arm1 SMs are: 
1 1
1
Ö
, {1,2,.. }pSA jx
V
V j m
m
   (10a) 
1
1
p
SA jy
VÖV
m
  (10b) 
1
p
SA jy
VÖI
R
  (10c) 
1
in
DA jy
IÖI
n
  (10d) 
The current stresses of the clamping switches and diodes (SA1jx 
and DA1jx) are relatively small and hence, switches with lower 
current ratings can be used. Similarly, the voltage and current 
stresses of the Arm2 SMs are: 
2 2
1
Ö
, {1,2,.. }pSA kx
V
V k m
m
   (11a) 
2
1
p
DA ky
VÖV
m
  (11b) 
in
DA2 ky
IÖI
n
 
 
(11c) 
$VVXPLQJDPRGXODUGHVLJQDQGµȖ¶ DQGµİ¶DUHWKHYROWDJHV
and current derating factors of the Arm SMs devices, the 
number of Arm1 SMs (m1) is: 
p
1
rA1
V
m
VJt
 
(12a) 
in _max
rA1
I
I
nHt
 
(12b) 
where, VrA1 and IrA1 are the rated voltage and current of Arm1 
devices respectively. The number of Arm2 SMs (m2) is: 
p
2
rA2
V
m
VJt
 
(13) 
where, VrA2 is the rated voltage of Arm 2 devices. As they 
conduct the charging currents of the clamping capacitors, the 
current ratings of Arm2 SM devices can be small compared to 
ArmGHYLFHUDWLQJV6LPLODUO\DVVXPHWKDWµĮ¶ DQGµȕ¶ are the 
voltages and current derating factors of the devices in the 
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VBMs, the number of the boosting modules (N) is: 
in _max
rM
I
N
IEt
 
(14) 
The maximum duty ratio Dmax is related to the voltage 
VWUHVVHVDFURVVWKHPRGXOH¶VGHYLFHVYL] 
rM in
max
rM
V VD
V
Dd
 
(15) 
µ9rM¶and µ,rM¶are the rated voltage and current of the VBM 
devices.  
The passive element values are selected in order to keep the 
ripple current and voltage within certain ranges. The ripples 
across the different elements can be calculated from [23], [24] 
as: 
1
1
1in _max max s
cc
C
I ( D )t
V
NC
 '  (16a) 
2
2
1in _max max s
cc
C
I ( D )t
V
nNC
 '  (16b) 
in max s
in1
in
V D tI
L
 '  (16c) 
Defining the ripple factors as: 
11 21 2 1 inCc CcC c C c inx V V , y V V ,and z I I   ' ' '
 
(17) 
Accordingly, the passive element values should be kept as: 
2
1
1in _max max s
C
in
I ( D ) t
C
Nx V
t  (18a) 
2
2 2
1in _max max s
C
in
I ( D ) t
C
n Ny V
t  (18b) 
in max s
in
in _max
N V D tL
z I
t
 
(18c) 
 
TABLE I 
 SUPG PARAMETERS SELECTION TO GENERATE 10KV PULSES  
 
Parameter Value 
Input dc voltage Vin = 100V 
Output Pulse peak-voltage Vp= 10 kV 
Pulse repetition time ts = 100 µs 
Maximum pulse duty ratio įmax= 0.1 
Maximum input current Iin_max= 200A 
Rated voltages of SM devices VrA1=VrA2 = 1500V 
Rated currents of SM devices IrA1= IrA2= 40A 
Rated voltage of VBM devices VrM = 600V 
Rated current of VBM devices IrM = 60A 
Derating factors of  VBMs Į= 0.75 and ȕ = 0.75 
Derating factors of MMC-SMs Ȗ 0.75and İ= 0.75 
Number of VBMs N= 5 
Transformers turns ratio n= 5 
Number of SMs in Arm1 and Arm2 m1= m2 = 9 
Max. duty ratio of VBMs Dmax = 0.8 
Ripple factors x=10%, y =  2% and z = 10% 
VBMs capacitances Cc1 =80µF and Cc2=10µF 
VBMs inductances Lin = 2mH 
MMC-SM capacitances CA1 = CA2 = 2 µF 
Because the energy transfer is conducted through the 
boosting modules capacitors Cc1 and Cc2, the SMs capacitance 
values of Arm1 and Arm2 can be relatively small. The upper 
switches in SM cells (SA1jx  and SA2kx) are responsible for 
discharging the capacitors when their terminal voltages 
increase above the desired range for any unexpected reason in 
order to ensure balanced voltages across the cells. Based on 
the previous analysis, the parameters of the proposed system 
are as in Table I for generating a HV pulses of 10 kV peak. 
For modular design, all the transformers are wound for 
isolation and clearance voltage higher than the peak value of 
the pulses as this stress voltage is experienced by the cell at 
the highest potential. In addition, if the ground point is moved 
to the point m, the required insulation voltage will drop to half 
the output voltage, without affecting the main operation of the 
converter. 
V. SIMULATION RESULTS 
MATLAB/SIMULINK simulations of the SUPG in Fig. 4, 
with the values in Table I, illustrate the operation of the 
proposed HV topology.  
 
TABLE II 
 SUPG PARAMETERS FOR THE EXPERIMENTAL RIG 
  
Parameter Value 
Input dc voltage Vin = 50V 
Output Pulse peak-voltage Vp= 500 V 
Load resistance R = ȍ 
Switching time ts = 100 µs 
Number of VBMs N = 2 
Transformers turns ratio n= 1 
Number of SMs in Arm1 and Arm2 m1= m2 = 2 
Maximum duty ratio of VBMs Dmax = 0.8 
VBMs capacitances Cc1 =10µF and Cc2=10µF 
VBMs inductances Lin = 30mH 
MMC-SM capacitances CA1 = CA2 = 2 µF 
IGBT switches part no. FGY75N60SMD  
 
 
(a) 
 
(b) 
Fig. 5. Simulation results of Load voltage pulses with 10kHz  
repetition rate and pulse duration of 5µs. (a) Train of pulses. (b) 
Zoomed-view of the pulses train. 
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(a) (b) (c) 
 
 
 
(d) (e) (f) 
 
 
 
(g) (h) (i) 
Fig. 6. Simulations of current and voltage waveforms at different parts of the SUPG (5kHz repetition rate and pulse duration of 20µs). (a) Total 
input current drawn from the dc-input supply. (b) First VBM input current. (c) First VBM primary side capacitor voltage (Vc11). (d) First VBM primary 
side capacitor current. (e) First VBM secondary side capacitor voltage (Vc12) (f) First VBM secondary side capacitor current (g) Voltage across the 
first VBM primary side (VT11). (h) Voltage across the first VBM secondary side (VT12). (i) Total terminal voltage (VAB)  
 
 
 
(a) (b) (c) 
 
 
 
(d) (e) (f) 
Fig. 7. Simulations of current and voltage waveforms at different parts of the SUPG (5kHz repetition rate and pulse duration of 20µs). (a)  First SM 
capacitor voltage in Arm1. (b)  First SM capacitor current in Arm1. (c)  First SM capacitor voltage in Arm2. (d)   First SM capacitor current in Arm2. 
(e) Switches voltages, and (f)  Output pulses with 5kHz repetition rate and pulse duration of 20µs.  
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   (a) (b) (c) 
 
 
 
(d) (e) (f) 
 
 
 
 
(g) (h) (i) 
Fig. 8. Experimental results of the scaled-down SUPG topology. (a) Output pulses train of with 10kHz repetition rate and pulse duration of 2.5µs. 
(b) Zoomed-view for a single pulse. (c)Total input current drawn from the dc-input supply. (d) First VBM input current. (e) SM-Capacitors voltage in 
Arm1 and Arm2 (Ch2: VcA11 and Ch3: VcA21). (f) Current through Cc1. (g) Current through Cc2. (h) Voltage across the first VBM primary and 
secondary sides. (i) Input current and output voltage dynamic response during starting. 
 
 
 
 
 
 
 
 
(a) (b) (c) 
100V/div; 25µs/div 100V/div; 5µs/div 
250mA/div; 50µs/div 
250mA/div; 50µs/div 50V/div; 25µs/div 1A/div; 25µs/div 
1A/div; 25µs/div 70V/div; 25µs/div 
100V/div; 25µs/div 100V/div; 10µs/div 100V/div; 25µs/div 
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS 
 
8 
 
 
 
 
(d) (e) (f) 
 
 (g) (h) 
Fig. 9. Experimental results of generating different pulse repetition-rates and pulse-durations by the scaled-down SUPG topology. (a) Train of 10 
kHz and 10µs pulses. (b) Zoomed view of (a). (c) Train of 10 kHz and 2.5µs pulses. (d) Zoomed view of (c). (e) Train of 5 kHz and 10µs pulses. (f) 
Zoomed view of (e). (g) Train of 5 kHz and 2.5µs pulses. (h) Zoomed view of (g). 
 
Fig. 5 shows the load voltage pulses with į = 0.05 (that is 
the generated pulse time is 5µs) and when the repetition rate 
of the output train pulses is equal to the switching frequency 
of the boosting modules (fs=10 kHz). Nevertheless, the 
generated pulses repetition rate is independent of fs and can be 
varied according to the application.  
The key performance current and voltage waveforms at 
different parts of the SUPG are depicted in Fig. 6. Fig. 6a 
shows the total input current drawn from the input supply, 
while the first VBM current is shown in Fig. 6b with one-fifth 
the total input current as expected.  The capacitor voltages of 
the primary, Vc11, and secondary, Vc12, sides of the first VBM 
are shown in Figs. 6c and 6e, respectively. The currents 
through Cc1 and Cc2 are shown in Fig. 6d and 6f. The terminal 
voltage VAB is shown in Fig. 6i. 
The voltages across the primary (VT11) and secondary (VT12) 
of the first VBM are shown in Figs. 6g and 6h, respectively, 
which confirm the voltage second balance for the transformer. 
The individual SM voltages in Arm1 and Arm2 are explored 
in Figs. 7a and 7c, respectively. As aforementioned, the 
generated output pulse train repetition rate not necessarily the 
same as the VBMs switching frequency. Therefore, Fig. 7f 
shows the output voltage pulses with repetition rate of 5kHz 
and pulse duration of 20µs when the boosting modules 
switching frequency is fs = 10 kHz.  
During the starting of the proposed converter, the duty ratio 
D can be increased gradually following a first-order capacitive 
circuit manner until it reaches the final steady-state value in 
order to ease the charging process of the SM capacitors and 
avoid exceeding the acceptable limits. 
VI. EXPERIMENTAL RESULTS 
To show operation of the proposed system and validate the 
mathematical analyses and simulation results, a scaled-down 
hardware prototype with the parameters in Table II and 
controlled with Texas Instruments TMS320F28335 DSP is 
constructed. Fig. 8a shows a train of the experimentally 
generated output voltage pulses with 500V pulse-peak, 10 kHz 
UHSHWLWLRQUDWHDQGȝVSXOVHGXUDWLRQ$]RRPHGYLHZIRUD
single pulse is depicted in Fig. 8b. Figs. 8c and 8d show the 
total input current drawn from the input supply and the first 
VBM drawn current, it is clear that since two VBMs are 
utilized, the first VBM draw one-half the total input current. 
The first SM-capacitor voltage in Arm1 and Arm2 are 
explored in Fig. 8e. The current through the first SM-
capacitors (Cc1 and Cc2) are shown in Figs. 8f and 8g, 
respectively. Moreover, the voltages across the primary (VT11) 
and secondary (VT12) of the first VBM are shown in Fig. 8h. 
To show the dynamic performance of the proposed pulse 
generator, Fig. 8i shows the input current drawn from the 
LVDC supply as well as the created output voltage pulses 
across the load from the starting moment. 
Finally, the flexibility of generating wide range of different 
pulse repetition rates and pulse durations are explored in Fig. 
:LWKSXOVHGXUDWLRQRIȝVDQGUHSHWLWLRQUDWHRIN+]
Fig. 9a shows the generated train of pulses with zoomed-view 
for individual pulse at Fig. 9b. Additionally, Figs. 9c and 9d 
explore the train of pulses with the same 10 kHz repetition rate 
DQGȝVSXOVHGXUDWLRQV)LJVHDQGIVKRZSXOVHVZLWK 
N+]UHSHWLWLRQUDWHDQGȝVSXOVHGXUDWLRQZKLOH)LJV9g and 
9h show pulses with 5 N+] UHSHWLWLRQ UDWH DQG ȝV SXOVH
duration. The experimental prototype is shown in Fig. 10. 
100V/div; 5µs/div 100V/div; 25µs/div 100V/div; 10µs/div 
100V/div; 25µs/div 100V/div; 5µs/div 
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Fig. 10. The scaled-down experimental set-up. 
VII. CONCLUSION 
This paper proposed a new HV pulse generator topology for 
electroporation applications. The topology employs input-
parallel/output-series boosting modules in order to permit the 
use of a low voltage dc input supply. The amplified HV 
voltage is chopped with two MMC arms incorporating small 
clamping capacitors. Unlike many step-up HV generators in 
the literature, the boosting module capacitors of the proposed 
topology are charged simultaneously, allowing operation with 
a wide range of pulse widths and repetition rates. The 
simultaneous charging and discharging of VBMs implies that 
their switch gate signals are common to controller, 
consequently the control burden is low. The carried out 
simulation results showed the operation of the proposed 
topology, where the input LVDC is amplified by one hundred 
times using only five VBMs. Scaled-down experiment 
confirmed the feasibility of the proposed topology when the 
LVDC input is amplified by ten times using only two VBMs. 
Despite the obtained high amplification gains, the stresses on 
the utilised components are equal and acceptable. Thus, the 
proposed modular configuration allows the use of the market-
available voltage and current ratings semiconductors. 
Moreover, the proposed topology can be extended to generate 
bipolar voltage pulses, which may be required for some 
irreversible electroporation applications, with two additional 
MMC arms across the treatment chamber.  
Finally, the main contribution of the proposed SUPG 
topology can be summarized as: 
x It achieves an HV pulse voltage by employing a 
three-folded stepping-up technique (VBMs duty 
ratio, step-up transformers turns ratio and series 
connection of the VBMs) from the LVDC input 
supply.  
x It avoids using HV switches and series connection of 
switches to chop the generated HVDC voltage. 
x It has the ability of generating unipolar/bipolar 
rectangular pulses with flexible voltage peak, 
repetition rate and pulse duration. 
x It does not require voltage sensors. 
x Its MMC SM capacitors, of small capacitance, are 
charged swiftly and simultaneously. 
x It provide redundancy, modularity and scalability by 
employing several identical VBMs and MMC SMs.  
x It allows the use of market-available components. 
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